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Abstract. The paper presents novel testability analysis method applicable to regis-
ter-transfer level digital circuits. It is shown if each module stored in a design library
is equipped both with information related to design and information related to test-
ing, then more accurate testability results can be acieved. A mathematical model
based on virtual port conception is utilized to describe the information and pro-
posed testability analysis method. In order to be effective, the method is based on
the idea of searching two special digraphs developed for the purpose. Experimental
results gained by the method are presented and compared with results of existing
methods.
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1 INTRODUCTION
Problems related to testing digital systems belong to most important but also most
expensive and difficult parts of a design cycle. Classical test approach deals with
selecting test vectors for detection/localization of a physical defect in a manufac-
tured electronic system. This paper is related to testing of a register-transfer level
(RTL) digital system. Usually, RTL circuit is used to be an output of the high-level
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synthesis and input of low-level synthesis. Those are places where concepts and
methods presented in this paper are supposed to be applied.
During solving problems related to circuit testing, many computationally sophis-
ticated algorithms for generating tests have been developed – especially for lower
levels of design description [1]. But, their time complexity practically limited them
to smaller circuit designs. This fact caused that hierarchical test generation methods
appeared, e.g. [18, 19]. They are based on modular decomposition of a circuit struc-
ture, generation of (local) tests for circuit modules and their translation to desired
(global) test. Also, this problem can be seen as the problem of construction of a test
data for each module and the problem of transmitting them to/from the module
through the structure of the circuit. Using the modular approach, serious problem
of selecting proper module granularity appears. As an alternative to structural-
based test generation methods, other methods appeared – e.g., pseudo-random or
functional test generation methods. But, they generate tests of lower quality than
structural methods in general.
Imperfections caused by test generation methods can be withdrawn, e.g., using
proper combination of several test generation methods or modifying original cir-
cuit structure by proper combination of design/synthesis (DFT/SFT) for testability
technique(s). Modification of a circuit structure in order to increase its testability
became an integral part of a digital circuit design cycle. Of course, there are gene-
ral consequences of this approach: area&pin overhead, variation of dynamic&power
consumption parameters, etc. To be able both to satisfy design constraints posed on
the resulting circuit and to find a highly-testable modification of the original circuit
structure, the modification process is required to be informed about the quality (in
view of testability parameters and level of satisfaction of design constraints) of a pro-
posed modification. Such an information can be provided by a testability analysis
(TA) method. Using results of the method, acceptable trade-off between testability
parameters and design constraints can be found. In the paper, principle of a new
TA method is presented together with experimental results gained so far using the
method.
The paper is organized as follows. First, state of the art and our research
motivation in TA is presented in brief. After that, principles of proposed virtual
port conception and TA method are summarized. The end of the paper deals with
experimental results and conclusions connected to our research activities.
2 STATE OF THE ART IN TESTABILITY ANALYSIS
At present, exact (standardized) definition of testability does not exist. Generally,
testability is understood as a characteristic involving various costs related to digital
circuit testing. It is talked about fault testability, in-circuit node testability (a fault
or a node is classified as testable if it is possible to detect the fault in the node),
etc. Usually, the classification is done by a TA method using special testability
measures. However, differences in existing testability definitions lead to various
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understanding of some testability-related concepts, components and consequently of
measures used for testability evaluation. Most of those drawbacks should disappear
after involving definitions in IEEE P1522 standard [27]. Even though existing TA
methods differ in their goals, it can be said they share the following attribute:
their effort is to provide sufficiently precise information about circuit testability
(usually evaluated by means of controllability and observability factors). Circuit
structure modification (hopefully) leading to better circuit testability is affected by
the information significantly.
Existing TA methods can be classified as gate-level methods (e.g., SCOAP [8],
TMEAS [9]), RTL methods (e.g., TMEAS [9], CAMELOT [20], COPS [2], ITA [25],
ASCOPA [7]), high-level methods (e.g., [6], SATAN [21], FACTOR [34]). RTL
methods can be divided into two following groups:
• Methods based on a probability model of a diagnostic data flow through modu-
les within the circuit structure. For each module, several characteristics exist
determining probability of a certain input-output data transfer.
• Methods based on modeling of diagnostic properties of in-circuit modules. They
allow diagnostic data flow be modeled more precisely and in more detail, but
they are more complex in general.
As a TA method is inspired by a certain test generation principle [33], results of
the former methods are practically applicable when a pseudo-random test generator
is to be used. Results of the others are more general, and thus applicable when
deterministic test generator is to be used or combined with pseudo-random or other
test generation method.
3 MOTIVATION OF OUR RESEARCH
Because our research is related to the methods belonging to the second group, let
some of their drawbacks be presented now:
• testability interpretations and definitions differs – this leads to disunion, incom-
patibility and difficult comparability of existing algorithms, because they solve
different tasks and try to reach different goals,
• some of them are very closely related to particular DFT technique so they are
not general-purpose,
• they are often based on a simple model of diagnostic properties, which results
in inaccurate testability information and, consequently, in redundant set of
difficult-to-test parts identified in the circuit, in redundant involving of diag-
nostics resources into the circuit structure etc.
As an example of a very often used and simple model of diagnostic properties,
let us present basics of so called I path conception [1] in the following text. The
conception supposes n-bit diagnostic data transfer is possible between x and y iff
444 J. Strnadel
both x and y are n-bit ports and each n-bit data can be transferred unchanged in the
direction from x to y (i.e., one-to-one identity mapping exists between x-data and
y-data). This concept is clear, but its application can lead to inexact information
about circuit testability. In Figure 1, example of modules that are able to use the
I-path concept to model their diagnostic properties is presented.
































Fig. 1. Illustration to I-path concept
Example of a module M that cannot be modeled by means of I path conception
is presented in Figure 2. In the example, two ports with the same bit-width do
not exist, so it is not possible to describe diagnostic data transfer using I-path
concept. However, as can be seen in tables d) to h), due to existence of several
partial mappings it is possible to transfer “partial” diagnostic data through the
structure of M . As a result, it can be seen the I-path concept is too strict in
definition of a data path (DP) suitable for diagnostic data transfer. Its “one-to-one
identity mapping” requirement is too strict and leads to unneeded restriction of set
of DPs suitable for transferring diagnostic data.
In contrast to the strict requirement, it was shown [18, 19, 31] it is advantageous
to analyze DP circuit separately for transferring test vectors (responses) between
ports x and y belonging to an interface of the same in-circuit module:
• test vectors can be transferred through a module structure iff a surjection exists
between x-data y-data,
• responses can be transferred through a module structure iff an injection exists
between x-data y-data.
By means of the above-mentioned divide& conquer principle, the strict “I path
requirement” can be softened with no impact to accuracy of TA results.
4 OUR RESEARCH GOALS
Research related to this paper is specialized in design of a new RTL testability
analysis method and was motivated especially by the above-outlined drawbacks of
existing methods. Usually, RTL digital circuit is supposed to consist of the following
two parts: a description of its DP and a circuit controller used to control a data flow
in the DP. Our approach deals only with problems related to testability of a DP.
Surely – precision of a TA method highly depends on how precisely diagnos-
tic properties of in-circuit modules are modeled. Especially, it is important how
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module ability to transport test vectors or responses through its structure (so-called
transparency of the module) is modeled. For practical reasons, it is advantageous to
gather both transparency-related and design-related information (HDL description,
technological information etc., required by design tools) and store it in a library.
Regarding previous text, our research goals can be summarized as follows:
• to develop a more precise transparency model for RTL modules,
• to design and describe novel TA method using instruments of the model,
• to apply our TA method in selected areas of digital circuit testing,
• to summarize results and to compare them with other approaches.
a)                                                              b)                                                           c)  
d)                                            e)                                        f)                                                g)            
b0     a1     a0      q2    q1    q0
0       0       0        0      0      0
0       0       1        0      1      1
0       1       0        1      0      0 
0       1       1        1      1      1
1       0       0        1      1      0  
1       0       1        1      0      1
1       1       0        0      1      0 
1       1       1        0      0      1
b0     a1     a0      q2    q1    q0
0       0       0        0      0      0
0       0       1        0      1      1
0       1       0        1      0      0 
0       1       1        1      1      1
1       0       0        1      1      0  
1       0       1        1      0      1
1       1       0        0      1      0 
1       1       1        0      0      1
b0     a1     a0      q2    q1    q0
0       0       0        0      0      0
0       0       1        0      1      1
0       1       0        1      0      0 
0       1       1        1      1      1
1       0       0        1      1      0  
1       0       1        1      0      1
1       1       0        0      1      0 
1       1       1        0      0      1
b0     a1     a0      q2    q1    q0
0       0       0        0      0      0
0       0       1        0      1      1
0       1       0        1      0      0 
0       1       1        1      1      1
1       0       0        1      1      0  
1       0       1        1      0      1
1       1       0        0      1      0 
1       1       1        0      0      1
b0     a1     a0      q2    q1    q0
0       0       0        0      0      0
0       0       1        0      1      1
0       1       0        1      0      0 
0       1       1        1      1      1
1       0       0        1      1      0  
1       0       1        1      0      1
1       1       0        0      1      0 
1       1       1        0      0      1
b0     a1     a0      q2    q1    q0
0       0       0        0      0      0
0       0       1        0      1      1
0       1       0        1      0      0 
0       1       1        1      1      1
1       0       0        1      1      0  
1       0       1        1      0      1
1       1       0        0      1      0 










Fig. 2. Illustration to transparency modes based on virtual port concept
5 BASIC CONCEPTS OF PROPOSED SOLUTION
5.1 Virtual Port Concept Basics
In our approach, DPs suitable for transferring diagnostic data are considered be-
tween so called virtual ports. Virtual port (i.e. n-tuple of 1-bit inputs/outputs)
abstracts from the module interface defined by a module designer and can be un-
derstood as a generalized port belonging to the interface of the module. The main
reason of using virtual ports is to ease a mathematical description of the conception
proposed in our work. Let us give some examples of what virtual port means. In
Figure 2, module M is presented. Its designer-created interface consists of input
ports a = (a1, a0), b = (b0) and output port q = (q2, q1, q0). The set of all virtual
input ports of M is a subset of {a1, a0, b0}+ and set of all virtual output ports is
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a subset of {q2, q1, q0}+. Using virtual ports, it is easy to describe existence of
partial (surjective/injective) mappings between data at module inputs and module
outputs.
As an example, it can be seen in Figure 2 c) there is an unconditioned 3-bit
one-to-one mapping between b0, a1, a0 and q2, q1, q0 data. In Figure 2 d), 2-bit one-
to-one mapping (determined/conditioned by b0-value) between a1, a0 and q2, q1 is
highlighted. Similarly, in Figure 2 e) there is a 2-bit mapping between b0, a0 and
q2, q0 conditioned by a1-value. In Figure 2 f)–h), 1-bit mappings are highlighted.
Information about mappings can be utilized in the following way. Let us suppose
module M is to be used as a module through which test data will be propagated
to/from other modules within DP circuit. Suppose that all 3 input bits, i.e. a1, a0
and b0 of module M are fully controllable. Then, there is no problem to propagate
any 3-bit data through M ’s structure to outputs of M . But, what are transfer
capabilities of M in case some of its input bits are not fully controllable? Then only
2 bit (1 bit) test data can be transferred through structure of M . The remaining
bits (i.e., not influenced by particular mapping) make portion of circuit DP difficult
to control and/or observe. Consequently, they become candidates for testability
enhancement, e.g. by insertion of DFT resources at proper places in the circuit
structure.
5.2 Transparency Digraphs
Having information about how interfaces of various modules are interconnected and
about transformation (mapping) of diagnostic data between each pair of virtual
ports, it is possible to construct two special digraphs for the circuit: test pattern
data flow digraph (GS) and test response data flow digraph (GI). Vertices of GS
(GI) are virtual ports. An oriented edge exists between two vertices iff surjection
(injection) exists between the start-vertex and end-vertex data, i.e. iff it is possible
to transfer test vectors (responses) from start-vertex to end-vertex. Pairs of vertices
between which the transfer is possible, together with information about required
flow-condition, are put in special relations forming a basis for constructing edges of
GS (GI).
In Figure 4, example (associated with circuit depicted in Figure 3) of a portion
of GS (Figure4 a)) for adjusting test data from primary input tst in to input b of
moduleMOD1 (MOD1.b) is presented together with a portion ofGI (Figure 4 b)) for
observing test data from output y of module MOD3 (MOD3.y) at primary output
out. In Figure 4, the following graphical notation is used. In full-line circles ports of
in-circuit modules are depicted, in dash-line circles primary ports are depicted and
in a double-line circle, the port to which the digraph-portion belongs to is depicted.
Circles connected by a full-line represent test path for the double-lined port and
circles connected by dash-line represent paths to be controlled in order to ensure
the data flow through full-line path.











































Fig. 3. Example of an RTL circuit
5.3 Proposed Testability Analysis Algorithm
Proposed TA algorithm is constructed as a graph-searching algorithm over GS and
GI . During the search process, accessibility of virtual ports from circuit primary
inputs is analyzed in GS (this step corresponds to controllability analysis) first, and
then accessibility of virtual ports at circuit primary outputs is analyzed in GI (this









































Fig. 4. Illustration to GS and GI
5.3.1 Principle
Principle of a basic graph-search (vertex marking) algorithm is as follows. During
searching process, marks are being assigned to vertices within graph in such a way
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that if a mark is assigned to a vertex x a path from initial vertex r to vertex x exists
in the graph. The principle of this basic algorithm is as follows.
1. [Initialization] Assign an initial mark to r; other vertices are markless.
2. [Edge selection] Select an edge e, whose start-vertex is marked and end-vertex
is markless; continue with step 3. If there is no such an edge, end the algorithm.
3. [Marking] Assign a mark to the end-vertex of e, go to step 2.
Proposed TA algorithm performs both operations during graph-searching pro-
cess: marking of vertices and evaluating easiness of accessing marked vertices by
means of primary inputs and outputs of the circuit. While a mark from an edge
start-vertex (where conductive connection is represented by the edge) can be trans-
ported without any condition, it does not hold for the second edge type of an edge
(modelling a data-flow through module structure). For as much as the second edge
type depends on (is conditioned by) controllability of certain control inputs of the
module, the transfer of the mark through this edge is conditioned by the ability to
control those inputs. Thus, each such an input is required to be marked before the
mark is transferred through the edge. As an example, sets of such input ports are
present by edges in Figure 4.
The structure of the mark consists of several attributes, each of them represent-
ing certain diagnostic property of the place the mark is assigned to. Each measured
property is evaluated by a real number from < 0; 1 > interval, where 0 indicates
absence of the property and 1 indicates occurrence of the property in its best form.
Using the evaluation, it is possible to state which vertex is “better” than another
one by simple numerical comparison of the vertices. In the following sections, ‘.’
will be utilized to access attributes of a mark meanwhile a multiplication operator
will be represented by ‘×’.
Principle of proposed GS searching method can be expressed by the following
algorithm:
1. [Initialization] Assign marks to primary input vertices of GS; leave other nodes
markless.
2. [Edge selection] Select such edges from GS, whose start-vertex together with
“edge condition inputs” are marked and whose end-vertex is either markless nor
it has worse mark than the mark to be transported; continue with step 3. If
there is no such edge, finish the algorithm.
3. [Marking] Assign marks to end-vertices of selected edges and go to step 2.
5.3.2 Detail Description
In the following text, detailed description of controllability-analysis portion of our
TA algorithm is presented. Its step-by-step functionality is shown on a simple
feedback-loop circuit (NL1 – see Figure 5) and its modified version NL3 (see Fi-
gure 6). For the purposes of the following text, let each marked (to-be-marked)
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vertex from GS be denoted as n (m) where (n,m) ∈ GS. Before detailed principle
of the algorithm will be presented, it is necessary to explain the following:
Structure of a mark. Mark (n.mark) of virtual port n consists of the following
components:
• #p, the number of 1-bit signals needed to control n,
• #c, the number of clk-pulses needed to control n,
•
∏
c−, the product of controllabilities of all ports needed to control a data flow
ending in the predecessor of n in the circuit data path,
•
∏
c, the product of controllabilities of all ports needed to control data transfer
from predecessor of n to n in the circuit data path,
• con, the controllability value of n.
Meaning of other symbols utilized in the algorithm:
•
∑
p, sum of all non-primary 1-bit signals that can be used for control,
•
∑
c, sum of worst-case sequential lengths of in-circuit elements.
• (n,m).controls, set of 1-bit signals needed to control data flow from n to m,
• (n,m).#controls, number of elements in (n,m).controls set,
• (n,m).#clks, number of clock elements in (n,m).controls set.
Below, let us present the detail principle of the algorithm. The algorithm (see
the next page) consists of three phases: phase 1, phase 2 and phase 3. In phase 1,
initial marks are assigned to primary input (PI) virtual ports, which means:
• no additional ports or clk-pulses are needed to control PIs,
• controllability of each PI is set to the best possible.
Phases 2 and 3 are repeated until no port is marked by new (i.e., better con-
trollable) mark. In phase 2, marks from last newly-marked virtual ports are simply
transported (copied) to their data-path successors physically connected with them.
If at least one mark was transported, phase 3 starts. In phase 3, marks that were
newly assigned to module inputs in phase 2 are transported to outputs of those mo-
dules if to-be-placed mark (m′.mark) is better than existing-one mark (m.mark).
For the purpose, temporary mark (m′.mark) is used. Quality of a mark is evaluated


















After marking GS vertices (controllability analysis) is completed, marking GI
vertices (observability analysis) can start. GI marking is similar to GS marking, the
only difference is that marks are being transported from initial POs in the direction
to PIs contrary to the orientation of edges within GI . GI marking process can







newly marked ports C=∅;
for each port n do n.mark.con=0.0;
[Phase 1: PI-marking]







newly marked ports C ∪= {n};
[Phases 2&3: Controllability marking process ]
while(newly marked ports C != ∅)
[Phase 2: Transport mark(s) through connections ]
transported to = ∅;
for each n ∈ newly marked ports C do
for all (n,m) ∈ E(GS) do
m.mark = n.mark;
trasported to ∪= m;
[Phase 3: Transport mark(s) through modules ]
transported to = ∅;
for each n ∈ newly marked ports C do
for all (n,m) ∈ E(GS) do
m′.mark.#p = n.mark.#p + (n,m).#controls;















transported to ∪= m;
newly marked ports C -= n;
newly marked ports C = transported to;
marked ports C ∪= newly marked ports C;
End
After GI marking is completed, (local) controllability and observability mark is
available for each in-circuit port. Then, (global) testability of a circuit x can be eva-
luated using the function τT defined by the formula presented below, where x.conratio
(x.obsratio) represents the percentage of controllable (observable) 1-bit signals in
interfaces of in-circuit modules, and x.conavg (x.obsavg) represents the arithmetic
average of controllabilities (observabilities) of marks obtained during the marking
process.
τT (x) = x.conratio × (1 + x.conavg)× x.obsratio × (1 + x.obsavg)/4 (2)
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5.3.3 Step-by-Step Example
Let us present step-by-step functionality of the whole TA algorithm briefly when
applied to circuits NL1 (Figure 5) and NL3 (Figure 6). The following information
is available for circuit NL1 (NL3) in Tables 1, (2&3):
• for each port n (2nd column from the left), information in i − t(co) format (1st
column from the left) describes in which step (i) a mark was assigned to n during
controllability (t = C) or observability (t = O) analysis process,
• other columns inform about attributes that were assigned to n.mark in the
particular step. Character “-” means particular attribute remains unchanged.
For example, the information stored in two “1-C rows” of Table 1 informs about
controlability marks and their attributes that were assigned to primary ports NL1.in
and NL1.clk in step 1 of TA algorithm. Likewise, the information stored in “6-O”
row of the same table informs about observability mark that was assigned to MOD3.y
in step 6 of TA algorithm.
As a more detailed illustrating example, let the mark-propagation process for
NL1 circuit be presented now (cf. Figure 5 and Table 1). For NL1 circuit (
∑
p = 75,∑
c = 3 for NL1), TA runs in the following 6 steps:
1-C: each PI (NL1.in, NL1.clk) is marked by the best-controllable mark,
2-C: marks are transported unchanged to ports (MOD1.a, REG1.clk, REG2.clk,
REG3.clk) physically connected to PIs that were newly marked in the 1st step.
Because no other port can be marked (due to feedback loop dependency in NL1
data path it is impossible to transport mark from MOD1.a to next ports in the
data path), controllability analysis ends in this step;
3-O: observability analysis starts with marking primary output NL1.out;
4-O: mark from NL1.out is transported unchanged to REG.y output port. The
mark is unaffected by the transport because it is transported through a physical
connection;
5-O: mark is transported through REG3 structure to REG3.d input port. The
transport is possible because there is only 1 port (REG3.clk) controlling data
flow through REG3 structure and REG3.clk is fully controllable (marked in 1-
C). Because of going through REG3 structure, mark attributes are penalized
using τ function applied in phase 3 of the observability analysis algorithm.
6-O: mark is transported unchanged from REG3.d to MOD3.y. In this step TA
applied to NL1 ends.
Unmarked ports remain uncontrollable and unobservable. In total, there are only 6
controllable ports and 4 observable ports from 21 ports in NL1. According to marks





























Fig. 5. NL1 structure
Because of high number of uncontrollable and unobservable ports in the above-
mentioned example of NL1, REG3 was modified to scan-register to break the most-
nested loop – and, thus all loops – in the NL1-structure (see Figure 6, NL3 circuit.∑
p = 78,
∑
c = 10 for NL3). Significant enhancement of NL3 testability was
expected as a consequence of the modification.
Newly Mark of the port
Step # colored




NL1.in 0 0 1.0 1.0 –
NL1.clk 0 0 1.0 1.0 –
2-C
MOD1.a 0 0 1.0 1.0 –
REG1.clk 0 0 1.0 1.0 –
REG2.clk 0 0 1.0 1.0 –
REG3.clk 0 0 1.0 1.0 –
3-O NL1.out 0 0 1.0 – 1.0
4-O REG3.y 0 0 1.0 – 1.0
5-O REG3.d 1 1 1.0 – 0.74
6-O MOD3.y 1 1 1.0 – 0.74
Table 1. Testability marking process for NL1 circuit
In Tables 2 and 3, it can be seen that TA of NL3 took 28 steps (controllability
analysis process took 14 steps as well as observability analysis process). It can be
seen more ports are marked (i.e. seen as controllable) in NL3-case than in NL1-
case. As a result, all 25 ports are controllable and 20 ports are observable in NL3
structure. According to marks assigned during TA process, testability of NL3 is set
to 0.434, which means NL3 is a well-testable structure with 95.9% of testable nodes.
Some of the significant properties of the proposed TA algorithm are proved
in [31]: especially, worst-case time complexityO(|V (GS)|·|E(GS)|+|V (GI)|·|E(GI)|)
of the algorithm and correctness of the algorithm in view of testability-evaluating
formulas. Because of their sizes, proofs are omitted in this text. Instead of formal
proofs, experimental results related to the method are presented in Section 6.







































Fig. 6. NL3 structure (NL1 with REG3 modified to scan register)
Newly Mark of the port
Step # colored




NL3.in 0 0 1.0 1.0 –
NL3.clk 0 0 1.0 1.0 –
NL3.-N/T 0 0 1.0 1.0 –
NL3.sdi 0 0 1.0 1.0 –
2-C
MOD1.a 0 0 1.0 1.0 –
REG1.clk 0 0 1.0 1.0 –
REG2.clk 0 0 1.0 1.0 –
REG3.clk 0 0 1.0 1.0 –
REG3.sdi 0 0 1.0 1.0 –
REG3.-N/T 0 0 1.0 1.0 –
3-C
REG3.sdo 2 8 1.0 0.266 –
REG3.y 2 8 1.0 0.266 –
4-C
NL3.out 2 8 1.0 0.266 –
MOD3.b 2 8 1.0 0.266 –
MOD2.b 2 8 1.0 0.266 –
MOD1.b 2 8 1.0 0.266 –
NL3.sdo 2 8 1.0 0.266 –
5-C MOD1.y 8 0 0.266 0.238 –
6-C REG1.d 8 0 0.266 0.238 –
7-C REG1.y 9 1 0.266 0.214 –
8-C MOD2.a 9 1 0.266 0.214 –
9-C MOD2.y 10 8 0.214 0.051 –
10-C REG2.d 10 8 0.214 0.051 –
11-C REG2.y 11 9 0.214 0.033 –
12-C MOD3.a 11 9 0.214 0.033 –
13-C MOD3.y 10 8 0.033 0.008 –
14-C REG3.d 10 8 0.033 0.008 –
Table 2. Controllability marking process for NL3 circuit
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Newly Mark of the port
Step # colored




NL3.sdo 0 0 1.0 – 1.0
NL3.out 0 0 1.0 – 1.0
16-O
REG3.y 0 0 1.0 – 1.0
REG3.sdo 0 0 1.0 – 1.0
17-O
REG3.d 2 1 1.0 – 0.886
REG3.sdi 2 8 1.0 – 0.266
18-O
MOD3.y 2 1 1.0 – 0.886
NL3.sdi 2 8 1.0 – 0.266
19-O
MOD3.b 10 1 0.033 – 0.026
MOD3.a 2 1 0.266 – 0.235
20-O REG2.y 2 1 0.266 0.235 –
21-O REG2.d 3 2 0.266 0.209 –
22-O MOD2.y 3 2 0.266 0.209 –
23-O
MOD2.b 11 2 0.057 – 0.040
MOD2.a 3 2 0.070 – 0.055
24-O REG1.y 3 2 0.070 – 0.055
25-O REG1.d 4 3 0.070 – 0.049
26-O MOD1.y 4 3 0.070 – 0.049
27-O
MOD1.b 12 3 0.070 – 0.043
MOD1.a 4 3 0.019 – 0.013
28-O MOD1.y 4 3 0.019 – 0.013
Table 3. Observability marking process for NL3 circuit
5.4 Research Related to Application of Our Method
In order to verify theoretically proven properties of proposed TA algorithm practi-
cally, we have decided to apply the algorithm in the area dealing with automatic
generation of RTL benchmark circuits [24, 22] and in DFT area [13, 14, 30, 31, 32].
The first-mentioned area deals with a method for evolving a circuit that is the
worst testable within a given sub-class of RTL circuits. Our TA algorithm was
utilized there to evaluate testability of a particular solution during the evolution
process. As an output of the evolution process, set of RTL benchmark circuits has
been generated and offered for a public use [23]. Actually, it is the only set containing
RTL benchmark circuits of such complexities – up to thousands of PIs/POs and in-
circuit modules, hundreds of thousands of gates, etc. The latest results from this
area were published in [22].
To be able to apply the algorithm in the second-mentioned area, i.e., to be able
to determine which scan layout (particular way of selecting and chaining registers
in scan chains) represents the most feasible alternative according to given design
constraints and desired diagnostics properties of resulting design, it was necessary
to find answers to following questions first:
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How can particular scan layout be described mathematically, and what
data structure is suitable to represent such a mathematical notation?
Proposed notation [14, 30, 31] is related to the below-mentioned analysis of scan
layout search state-space and can be summarized as follows:
• scan chain is represented by a sequence of registers,
• special character (period, dot) is used to separate particular scan chains,
• if the ordering of scan registers within the scan chains is not important, regis-
ters belonging to the same scan chain are chained in the left-right direction
according to increasing values of their indices (registers with higher indices
are on the right),
• scan chains are ordered in left-to-right direction according to increasing index
of the first register in particular scan chain (scan chains with higher index
of the first register are placed on the right),
• if there is no register selected into scan, notation contains no character.
For an example of scan layouts corresponding to the notation, see Figure 7. In
Figure 7 a), registers R1, R2 and R5 are modified to scan registers. The registers
are placed in two scan chains in such a way the first scan chain consists of
registers R2 and R1 (in given order), and the second one consists of register R5.
Notation R2R1.R5 represents the scan layout. In Figure 7 b), registers R1, R2
and R5 are included into scan again, but the first scan chain consists ofR1 and R2
registers in reverse order than in the previous case. NotationR1R2.R5 represents
the scan layout. In Figure 7 c), all registers are included into scan in a following
way. Each of registers R2, R3, R6 forms separate scan chain and registers R1,
R5 and R4 form (in given order) further scan chain. Notation R1R5R4.R2.R3.R6
represents the scan layout. In total, there are two scan chains in Figure 7 a) and
7 b) and four scan chains in Figure 7 c). As another example of scan layouts
described by the notation, let us present R1R2.R5, R1R4R5.R2.R3.R6 where
ordering of registers in scan chain is not important.
It can be seen that a scan layout can be encoded by means of a one-dimensional
structure (e.g. an array). Element within the structure either identifies particular
register or contains the separator.
What is the size of scan layout search/state-space? During our previous re-
search activities (e.g., [13, 14, 30, 31]), we have concluded that the size can be
determined by means of
• a Bell number [5] when ordering of registers within scan chains is not im-
portant or
• a Lah number [5] when ordering of registers within scan chains is important.






















































































































































a)                                                b)                                                c)
Fig. 7. Illustration to scan layout variants and their notations
6 EXPERIMENTAL RESULTS
To experimentally prove some of algorithm properties, algorithmwas implemented in
C++ and applied to several benchmark circuits. The goal was to verify theoretically
proven properties by series of experiments and to be able to compare the results
obtained by the method with those obtained with other existing approaches solving
the same problem.
6.1 Testability Analysis
First of all, our TA method was applied to circuits from the [22] benchmark set. In
Figure 8, the relation between number of modules within the circuit structure and
average time needed to perform TA is presented. The numbers at the horizontal
and vertical axis represent thousands of modules present in the circuit structure,
and average time in seconds needed to perform TA of a circuit consisting of such
a number of modules, respectively. The time is average because it differs a little
for various circuit structures consisting of the same number of modules. In the
figure, it can be seen that duration of the algorithm for “small” circuits consisting
of approx. 1 000 modules is almost constant.
This is because it takes longer time to construct dynamic data-structures (start-
phase) for such “small” circuits than to analyze their testability. For “bigger” cir-
cuits, total TA overhead becomes greater than overhead of the start-phase because
of more complex circuit structures. In case of circuits from the [22] benchmark set,
CPU time can be seen as a linear function of the number of in-circuit modules.
Below, testability results of common RTL benchmark circuits are presented in
Table 4. The table informs about:
• the number of elementary data ports within the circuit structure,
• circuit controllability and ratio of controllable data ports,
• circuit observability and ratio of observable data ports,
• circuit testability and ratio of testable data ports.





























number of modules within CUA structure (in thousands)
Fig. 8. Average CPU time needed for proposed TA algorithm
Circuit # of data ports Con. (%) Obs. (%) Tst. (%)
Bert 440 0.943 (100) 0.765 (100) 0.721 (100)
Diffeq 400 0.423 (56) 0.173 (28) 0.073 (0)
Paulin 512 0.912 (100) 0.833 (100) 0.760 (100)
Tseng 360 0.921 (100) 0.847 (100) 0.780 (100)
Table 4. Testability results of selected benchmark circuits
While for Bert results it is evident that all ports within the circuit are testable,
in Diffeq results it can be seen Diffeq is a difficult-to-test circuit. Its result says that
only 56% of its ports within its DP are controllable, only 28% are observable and
none is both controllable and observable, i.e. none is testable. Diffeq testability is
evaluated by value 0.073, which is very close to 0, and thus this is an untestable
circuit. Third analyzed circuit was Paulin and the last one was Tseng.
6.2 Application in DFT
In DFT, results provided by our TA method were utilized for the following purpose.
It was required to select registers into scan chains and to chain them in such a way
the highest possible testability is achieved together with the lowest price proportional
to size of modifications caused by scan application in the original circuit structure.
The method for selection of registers into scan chains (i.e., from a scan layout) was
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implemented using several optimizing techniques. First, it was implemented using
a genetic algorithm, then using greedy-search algorithm and simulated annealing
algorithm. Inputs of the method can be summarized in the following list:
• model of the original circuit structure,
• set of DFT techniques allowed for testability enhancement,
• desired diagnostic properties of the final circuit (e.g., fault coverage, test appli-
cation time, number of testable nodes),
• design constraints (e.g., maximum area&pin overheads allowed),
• optimization algorithm.
At the output, a modification of original circuit structure fulfilling desired diag-
nostic properties and design constraints maximally appears. [11] deals with compari-
son of optimizing algorithms used to solve the problem. As the result, greedy-search
algorithm was found as the best for the purpose. In Tables 5 and 6, results of various
methods dealing with the same problem are summarized.
Benchmark Scan # of scan Fault Test Area
circuit technique registers coverage application overhead
(%) time (cycles) (%)
Bert None, Our 0 93.64 4 813 0
[25] – – – –
[3] 4 96.03 5 160 11.80
Diffeq None 0 84.88 2 960 0
[17] 4 93.19 14 221 14.29
[16] 3 92.83 20 520 14.18
[35] 2 94.88 23 021 13.96
Full scan 13 97.47 15 935 17.06
[35] 3 97.01 4 966 13.02
[25] 3 93.75 21 542 14.18
[3] 4 97.47 14 200 14.29
Our 2 97.47 20 284 13.96
Paulin None, Our 0 85.82 10 043 0
[17] 3 90.05 14 221 14.29
[16] 2 91.15 20 520 14.18
[35] 2 94.61 23 021 13.96
Full scan 10 93.67 15 935 17.06
[35] 2 95.66 4 966 13.02
[25], IDAT [3] – – – –
Tseng None, [25] Our 0 95.10 6 823 0
[3] 2 96.23 7 350 10.08
Table 5. Detailed comparison of experimental results Gained by various methods
It can be seen our method is able to produce scan layouts with a very good
cost/quality trade-off between diagnostic properties and their costs (comparing to
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other existing methods dealing with the same problem). In Table 5, the number of
scan registers included in scan chains, estimated fault coverage, test application time
and area overhead are selected as comparison basis. In Table 6, results are compared
by means of particular scan layouts published and seen as the best in [3, 25]. The
results are written according to the notation presented at the end of subsection 5.4.
The symbol ‘*’ in a table cell means that application of scan technique does not
lead to desired testability improvement at given design constraints. The symbol ‘-’
means that the circuit was not analyzed by the method.
Scan layout found for benchmark circuits
Method Bert Diffeq Paulin Tseng
[3] R5R4R1R2 R4R6R1R5 - R5R1
[25] - R1R2R4 - *
Proposed method * R1R6 * *
Table 6. Comparison of results gained by several scan layout selection methods
6.3 Distribution of Testabilities in Scan Layout State-Space
During the experiments presented in the previous subsection, the scan layout was be-
ing searched that meets given design-constraints maximally and is characterized by
maximal value of testability. In connection with the experiments, we were interested
how testabilities are distributed within the scan layout state-space for a particular
circuit. The goal was to approve or dismiss following hypothesis: testability of the
circuit grows with growing number of registers and multiple scan chains.
In the experiments, the hypothesis has been approved. Experimental results
gained for Diffeq benchmark circuit are presented in Table 7 and Figure 9. In
Table 7, distribution of testabilities for particular scan layouts is presented. In each
inner cell of the table, scan layout (testability value) fulfilling given pin and area
overheads is presented in the upper (bottom) line of the cell. The distribution is
visualized in Figure 9. It can be seen that in case of low-overhead constraints (upper-
left cell), scan layout contains less registers and less multiple scan chains than in
case of high-overhead constraints (bottom-right cell).
7 CONCLUSIONS
Novel TA method applicable to RTL digital circuits has been presented in the paper.
The main goal of the method was to analyze an input circuit structure more precisely
in order to achieve more detailed testability information about the structure. This
effort was motivated by lack of existing TA methods. To achieve the goal, we
have utilized generalized virtual port concept to model transparency of in-circuit
modules first. On the basis of the concept, test pattern data flow (GS) and test




over. 8 10 14 16 20
(%)
5 R6R1 R6R1R3 R6R1R3R4 R6R1R4R2R3 R6R1R2R4R3
0.631 0.658 0.678 0.689 0.7
10 R6R1 R6R1R2 R6R1R4R3 R6R1R4R2R3 R6R1R3R1R4
0.631 0.658 0.678 0.689 0.747
15 R1.R6 R1.R3.R6 R1R4.R6R3 R1R2.R6R3R4 R1R4R2.R6R5R3
0.638 0.662 0.758 0.772 0.747
20 R1.R6 R1.R2.R6 R1.R3.R6R2 R1R3.R2.R6R4 R1R5.R3R2.R6R4
0.638 0.706 0.763 0.786 0.797
25 R1.R6 R1.R3.R6 R1.R2.R3.R6 R1R4.R2.R3.R6 R1R4.R2R5.R3.R6
0.638 0.706 0.748 0.784 0.798
30 R1.R6 R1.R2.R6 R1.R2.R3.R6 R1.R2.R3.R4.R6 R1.R2R4.R3.R5.R6
0.638 0.706 0.748 0.799 0.812
35 R1.R6 R1.R2.R6 R1.R2.R3.R6 R1.R2.R3.R4.R6 R1.R2.R3.R4.R5.R6
0.638 0.706 0.748 0.799 0.819


























Fig. 9. Visualisation of testability distribution in Diffeq scan layout state-space
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as a searching method over those digraphs – searching GS (GI) corresponds to
controllability (observability) phase of the method. The main principles of the
method are presented in the paper, together with illustrative step-by-step exam-
ples of its application, controlability analysis phase of the algorithm, testability
evaluating formulas and its worst-case time complexity.
At the end of the paper, results gained by our TA method are presented and
compared with those of existing methods. The results show that the method informs
more precisely about circuit testability than existing methods do. In practice this
can result e.g., in significant savings in the area of DFT application. This fact is
accompanied by relevant experimental results presented in the paper. The second
area our TAmethod was applied in was that dealing with generating RTL benchmark
circuits. Our method was utilized there to evaluate testability of a particular solution
during the evolution process. As the result, set of actually the most complex RTL
benchmark circuits has been generated.
Nowadays, sophisticated experiments observing correlation between results of
our TA method and fault-coverage results retrieved by commercial test generation
tools are being performed. The first results look hopefully – they show our TA
method is able to estimate fault coverage very narrowly. Completion of the experi-
ments belongs to one of our main research activities for the near future.
The proposed TA method has been implemented in C++ language and – as
a part of educational/experimental toolsets – it is available for public use in [28].
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